SiMR: A simulator for learning computer architecture

Fermín Sánchez\(^{(1)}\), David Megías\(^{(2)}\) and Josep Prieto-Blázquez\(^{(2)}\)

(1) Universitat Politècnica de Catalunya, Arquitectura de Computadors, Edifici D6, Jordi Girona, 1-3, 08034 Barcelona, SPAIN. E-mail: fermin@ac.upc.edu

(2) Universitat Oberta de Catalunya, Estudis d’Informàtica, Multimèdia i Telecomunicació, Rambla del Poblenou, 156, 08018 Barcelona, SPAIN. E-mail: \{dmegias,jprieto\}@uoc.edu

Abstract— This paper presents SiMR, a simulator of the Rudimentary Machine designed to be used in a first course of computer architecture of Software Engineering and Computer Engineering programmes. The Rudimentary Machine contains all the basic elements in a RISC computer, and SiMR allows editing, assembling and executing programmes for this processor. SiMR is used at the Universitat Oberta de Catalunya as one of the most important resources in the Virtual Computing Architecture and Organisation Laboratory, since students work at home with the simulator and reports containing their work are automatically generated to be evaluated by lecturers. The results obtained from a survey show that most of the students consider SiMR as a highly necessary or even an indispensable resource to learn the basic concepts about computer architecture.

Index Terms—e-learning and distance learning environments, virtual laboratories, Rudimentary Machine, simulation software for processor architecture.

I. INTRODUCTION

The fundamental concepts of Computer Architecture and Organisation (CAO) are an essential component of Software Engineering and Computer Engineering degrees. Fundamental concepts concern with all aspects of the design and organisation of the central processing unit (CPU) and the integration of the CPU into the computer system itself. The computer architecture curriculum must achieve several objectives. It must provide an overview of computer architecture and allow students to learn the operation of a typical computing machine [1].

Different references, such as the computer curricula 2005 [2], a review from ICECE05 [3] and Sheppard [4], point out that practical laboratory activities are an essential part of any computer curriculum, since they strengthen the concepts presented during lectures. For that reason, new virtual spaces are required in a University such that practical activities can be carried out. Such spaces are called Virtual Laboratories and should include different resources, from human or pedagogical to technological, to improve the learning process [5, 6].

The term Virtual Lab is defined in different ways in the literature. The work presented in [7] takes a simple vision of a Virtual Lab as a local computer hosting. Some authors include simulation capabilities [8, 9] whilst others consider Virtual Labs as an extension of a remote laboratory [10]. Other relevant aspects, such as pedagogical and academic factors in a Virtual Lab, are presented in [11, 12]. This paper presents a microprocessor simulator to learn the concepts about computer architecture as one of the most important technological resources in the Virtual Computing Architecture and Organisation Laboratories (VCAOLabs). VCAOLabs provide students a full virtual learning environment to carry out practical activities of CAO.

A simulator is a tool which imitates experiments, states or processes. One of the main features of simulators is their interactive capability. Interactive simulations are gaining importance as a means to explore, comprehend and communicate complex ideas [13]. Interactive simulators can be implemented using a combination of computers, high-resolution graphics, simulation programming languages and an Internet connection. The purpose of the simulator in a VCAOLab is to allow the students to understand the different computer components (memory, registers, buses, ALU, etc.) which may be difficult to observe in a real situation.

In order to use a processor in an initial course on computer architecture, old commercial products like the Digital VAX [14], the Zilog Z80 [15] or Motorola series [16] should be disregarded because they include large instruction sets and complex addressing
Different proposals related to simulators of VCAOLab have been reviewed in the literature. Existing pedagogic processors like the MIPS DLX [18] are typically well documented and allow introducing advanced concepts on them. However, they are also still far too complex to be easily assimilated by students with very rudimentary knowledge about computer architecture. For this processor, SPIM and XPIM [18] and Simplez/Algoritmez [19] are good examples of simulators. SPIM is a DLX pipelined computer simulator written in the C programming language. It is able to simulate a subset of the DLX instruction set. It uses the same events, signals, logic functions and style of description as in the lectures and textbook. However, they only simulate the CPU at an external level. A full-featured DLX simulator is presented in [20]. It is also based on the DLX simulator provided with the textbook but the interface is friendlier.

Several simulators of a processor can be found in the literature. We detail some of them and their principal features below. The MS is a very simple processor with a memory-memory architecture. The extreme simplicity of MS (it only has four instructions) makes it possible to illustrate some basic concepts of computer architecture, like the instruction phases. The MS processor is described in [21] and a simulator can be found in [22].

An eight-bit computer is presented in [23]. Instructions can be executed with a single step switch or run with a clock. It is supported with an assembler patterned after the MIPS assembler used with the SPIM simulator. The computer is emulated by using the open source logic emulation package “Multimedia Logic” [24].

SEP (Students’ Experimental Processor) [25] was designed to be used in different computer architecture courses. For this reason, it integrates different types of architectures: Memory-Memory, Accumulator, Extended Accumulator, Stack, Register Memory, and Load Store. It was modelled using VHDL and is ready to be implemented on FPGAs. SEP was designed as the first part of an ambitious project consisting of four stages: design a processor, build a simulator, develop a compiler and develop an intergraded system.

In [26], a tool to introduce the students of computer science to the area of computer architecture in only 14 hours of theory and 6 of practice is presented. This tool allows students to learn the concepts of instruction set, addressing modes, the internal architecture of a CPU and the sequence of steps of the instructions in an easy way.

A debugger is presented in [27], which contains a set of virtual assemblers and a virtual machine. Both tools allow the students to understand the differences and similarities between architectural styles of computer processors. Students write programmes in the virtual assembly code. Programmes are compiled and executed in the virtual machine and the students can follow the execution of the programmes step by step or at full speed. As in [25], several types of architectures are considered: Accumulator, Stack, Memory-Memory, Load-Store and an Index Machine.

A complete and detailed survey can be found in [28]. Other authors in [29] offer access to advanced microprocessor hardware through another simulator.

This paper presents a simulator of the rudimentary machine, called SiMR, which allows students to perform practical activities in the field of computer architecture. SiMR is based on the experience gained in design and development of simulators during the past twelve years at the Universitat Oberta the Catalunya.

The rest of the paper is organised as follows. Section II summarises the main characteristics of the Universitat Oberta de Catalunya (UOC). Section III describes the microprocessor used at the UOC to introduce the fundamentals of computer structure. Section IV presents an overview of the first few releases of the simulation software tool. Section V describes the latest simulator version. Section VI presents the results of a questionnaire which has been presented to the students of Computer Architecture and Organisation. Finally, the most relevant conclusions and some guidelines for future work are drawn in Section VII.

II. THE UNIVERSITAT OBERTA DE CATALUNYA

The Universitat Oberta de Catalunya [30] (Open University of Catalonia, UOC) is internationally recognised as the first distance higher education institution to issue educational programmes using exclusively the Internet as the basis of the academic activity. Since the early foundation of the UOC, in 1995, its educational system relays on a Virtual Campus platform which allows the students and the lecturers to interact assuming no coincidence in time or space. Nowadays, more than 40,000 students are enrolled in the different graduate, master, postgraduate and PhD programmes at the UOC.

The UOC’s student profile is quite different from that of the “traditional” face-to-face universities. The standard UOC student is an adult person in his/her thirties or forties, with a family, employed, and with very few time available to study. Many of these students have other university degrees and enrol the UOC to acquire knowledge or skills in a new field. Thus, motivation is often one of their most remarkable qualities.

The web-based Virtual Campus platform provides the means for inter-communication, such as forums for the exchange of information between the members of the community. Some of the features of the Virtual Campus are the following:

- interactive communications between the students and course tutors both asynchronously and, exceptionally, synchronously;
interactive communications between the students;
access to the UOC information resources (course materials, libraries, bulletin boards, databases, on-line and off-line bibliography, etc.) and
access to the administrative services.

Using the incorporated communication tools and the web (at any Internet-connected computer), the students can exchange messages, ask questions and make enquiries to the course tutors without time constraints.

The UOC faces an important challenge as it develops a new concept of educational model: from teaching to learning. The course tutors are no longer transmitters of knowledge but rather a guide in the learning process, for which the student is the ultimate responsible. This is a student-centred model, since the student is the central element and the rest of the elements are made available to support the learning process.

The following elements are directly involved in the learning process: the learning materials (e.g. installation instructions, software manuals, FAQ, theoretical materials, recommended bibliography, electronic publications, full text databases, and examples of solved practical activities and exams), the course tutors, the continuous assessment system and the virtual library. All of these elements are integrated into the Virtual Campus.

The challenge of the UOC’s educational model is far more evident in the technological programmes, which usually require practical activities. In face-to-face universities, these activities are often carried out within computer labs using real hardware. Obviously, this possibility is not suitable for a distance university. Therefore, the UOC has created virtual labs for the students of the different computer engineering science and telecommunication programmes.

One of the first few mandatory subjects in these technical programmes is the course on Basic concepts of Computer Architecture and Organisation (CAO) [2, 31], called Estructura i Tecnologia de Computadors, in which the students develop the skills related to the fundamentals of computer hardware:

- The usage and comprehension of the different representations in the binary numeral system (unsigned and signed integers and fixed and floating point),
- The analysis and design of combinational circuits (Boolean algebra, logic gates, truth tables, Karnaugh maps and combinational blocks).
- The analysis and design of sequential circuits (flip-flops, sequential blocks and the Moore’s model of a state machine).
- Basic computer structure or “the Rudimentary Machine” (basic structure, machine language, assembly language, the processing unit, the control unit and programmes’ execution).
- Basic concepts about the Input/Output system and peripherals.

More than ten thousand students have followed this course since it started in 1997. Hence, the number of students per year (the subject is offered twice a year) ranges from 1,500 to 2,000. In order to acquire the technical skills, students must carry out several practical activities related to the internal work of the different computer components (memory, registers, buses, ALU, etc.).

Face-to-face universities also use simulators to teach the basics of CAO, but the students are usually tutored by lecturers within computer labs during the development of the practical activities. In a virtual environment such as the UOC’s, the students must be able to solve many different problems on their own (in spite of the support by the course tutor) and, hence, the features of the simulator must be much wider than the needs in face-to-face environments. This paper describes the use of SiMR [32], a software tool which has been developed to satisfy these requirements.

CAO students carry out five Continuous Assessment Activities (CAA) throughout the semester at home. Moreover, they must pass an on-site exam. Four of the CAA are elective (they are used to support the learning process and can only increase the final mark). Two of these CAA are related to the Rudimentary Machine (RM) and must be solved using SiMR. The fifth CEA is a mandatory practical exercise (which can be considered as a virtual part of the final exam) about the RM, and must be carried out using SiMR. The educational objectives covered by the CAA related to RM are the following:

- the operation of a von Neumann computer,
- the internal structure and the operation of the RM’s processing unit, specified as a circuit formed by combinational and sequential blocks,
- the operation of a control unit specified a state machine using the Moore’s model,
- the operation of a small programme (less than 30 lines written in RM’s assembly language), and
- the ability to write simple short programmes using the RM’s assembly language.

All of these educational objectives can be achieved by using SiMR if appropriate suggestions are made to the students.

III. RUDIMENTARY MACHINE: A BASIC PROCESSOR TO INTRODUCE COMPUTER ARCHITECTURE

The Rudimentary Machine [33, 34] is a pedagogic computer. It was designed in the first nineties in the Department of Computer Architecture of the Universitat Politècnica de Catalunya [35]. The main objective of the RM was to make the learning of the basic
concepts on architecture and structure of computers easy to the students of first course of computer engineering.

The RM is a RISC computer [18] whose processor has a von Neumann architecture [36] of load-storage. The main memory has 256 words of 16 bits. The 16 bits of a memory word are simultaneously accessed. The instructions have a fixed size of 16 bits and data are integer numbers coded in two’s complement in 16 bits. The datapath (processing unit) has a register file with 16 8-bit registers, a 8-bit programme counter (PC) and a 16-bit instruction register (IR). The process status word (PSW) had originally the flags N and Z [33], but the simulator SiMR incorporates also the overflow bit for integers (V). The control unit is very simple and reflects the different phases in the execution of an instruction. It is modelled as a 10-state machine with 11 output signals. An optimised version with only 6 states (but semantically more complex) allows improving the execution time of the programmes by merging some states in the state diagram, reducing in that way the cycles per instruction (CPI).

The RM has three types of instructions:

- Memory access: load and store instructions use the relative mode to access the memory with an 8-bit offset. The assembly format is as follows: \texttt{Load offset(Ri), Rd} and \texttt{Store Rs, offset(Ri)}. \textit{Rd} and \textit{Rs} are the target and source register of instructions \texttt{load} and \texttt{store} respectively. \textit{Ri} is the index register. \textit{Rd, Rs} and \textit{Ri} are registers from the register file. The \texttt{offset} is formed by the 8 least significant bits of the index register and is used for the calculation of the effective address of the operand (\textit{Ri} + \texttt{offset}).

- Arithmetic and logical: the RM provides two instructions of addition and two of subtraction (a register-register and another register-immediate of every type, with an immediate operand of 5 bits), an AND instruction register-register and an instruction for a 1-bit right arithmetic shift of a register.

- Branches: the RM has an unconditional branch instruction and six of conditional branch for integers, which take into account the three flags \textit{V, Z} and \textit{N}. Branch conditions are the following: \texttt{greater than}, \texttt{less than}, \texttt{greater than or equal to}, \texttt{less than or equal to}, \texttt{equal to}, and \texttt{not equal to}. These instructions use the absolute mode to address the memory.

The RM assembly language allows the definition of macroinstructions (or simply \textit{macros}). A macroinstruction [33] is a new assembly instruction defined as a sequence of native RM instructions or macroinstructions. Macros are parameterised and allow the user the definition of new assembly instructions, making the writing and understanding of programmes easier.

IV. SIMR: A BRIEF HISTORY

SiMR, the simulator described in this paper, has been developed according to the experience acquired in the design and use of previous RM simulators [32, 37].

\textbf{A. Previous releases of SiMR}

The first release, labelled as 1.0, appeared ten years ago, in 1997. It ran under the DOS operating system and the main screen was divided into four fixed-size windows which presented the following items:

- the datapath, which could be enlarged up to full-size screen to show the value of the control signals,
- the Control Unit state diagram,
- the assembly code of the programme which was being executed and
- a special window which allowed the user to control the simulator activity (working as a command interpreter).

The assembler programme was not integrated with the simulator, and programmes written in assembly code should be translated to machine code before being executed by the simulator. The assembler programme was divided into two sequential steps:

1. Pre-assembler: it evaluated the macroinstructions code and translated it to native assembly code.
2. Post-assembler: it translated the native assembly code generated in step 1 to machine code.

A year later, in 1998, the second release was available, labelled as 2.0. It was designed to run in a Windows 3.11 environment and had numerous advantages over the 1.0 release. Besides the easiness of handling offered by Windows 3.11 (mainly management of events through buttons, instead of by using written orders in the command interpreter), the new version included the possibility to carry out time diagrams for the selected control signals, registers contents and buses. It also allowed the user to switch, in run time, the way macros are shown. The two possibilities were showing the complete internal code or simply their name and parameters.

The main screen was divided into three static areas: one for the datapath (which could be extended to a full-size screen as in the previous release), another one for the Control Unit state diagram and a third one to show the code of the programme to be executed. As in the previous version, the assembler program was a separate application (the same one that for release 1.0 but some bugs were fixed).

\textbf{B. SiMR 3.0}

The next version was labelled as 3.0 and was designed to be executed on a Windows 95 or 98 environment. It was developed at the end of nineties and was available in year 2000. This tool, named SiMR, is more than a simple simulator: it is a complete environment to develop, assemble and execute programmes in the RM assembly language. Unlike the two previous versions,
SiMR 3.0 incorporates the possibility to use both Control Units (represented by six and ten state machines respectively). The main screen has only two variable-size windows; one for the datapath and another one for the assembly code (see Figure 1). The Control Unit appears separately as a small frame of dialogue in the datapath window which can be hidden.

The user interface is very similar to most of the Windows applications, with tooltips in the buttons, transparent-hiding of the non active options and a modern and complete help, so that the student can use the tool in a faster and more intuitive way than in previous releases.

The assembler programme has been improved and integrated into SiMR 3.0, as well as a simple text editor which allows to edit, debug, compile and simulate the programme in the same working environment. The two steps of the assembler programme are now transparent to the user (they are sequentially executed without user intervention) and some bugs detected in previous versions were fixed.

SiMR allows changing of the contents of any memory address or register in the datapath manually, a really useful feature for novel users. This feature enables the student to define an artificial initial state of the RM and to test the result of executing some specific instruction. The memory and register file contents are presented in several formats (decimal, binary two’s complement, hexadecimal and the translation to assembly code for the main memory contents), which makes the interpretation of data easier.

Undoing the actions carried out during the last cycle or during the complete execution of the last instruction is also possible. This option is adapted to repeatedly test aspects of the instruction execution which may have not been correctly understood by the student.

Finally, SiMR 3.0 automatically generates several types of reports to make easier the work to the student as well to present results to the teacher.

All RM simulators described in this section can be freely downloaded from the official RM web page [32]. The next section explains the main features of SiMR 3.0 and 3.1 in detail.

V. SIMR 3.1: THE NEXT RM SIMULATOR

SiMR is simple and intuitive to work with. When the simulator starts, a dialogue box which requests the name of the student or the group of students (up to three) appears. Filling the data is not mandatory, but the box must be filled up if the student is solving an assessment activity, since the student names appear in all the reports generated by the simulator. SiMR has a safety system to guarantee that the work is really carried out by the student/s, since a warning is activated when the tutor tries to read a report in which some information has been manipulated.

Next, the 2-window main screen (see Figure 1) appears. Initially, this screen presents the datapath and the Control Unit in the left window, and the code window on the right. To edit or to upload a new programme is required before starting the simulation. Once the programme has been assembled:

- the simulator stores it at the position 0 of memory (unless the programme specifies another position),
- the Program Counter is initialised with the address of the first instruction to execute,
- the FETCH state is selected in the Control Unit and
- the simulator leaves control to the user.

All the operations the user carries out from this point remain reflected in the working reports which SiMR generates automatically.

As can be observed in Figure 1, the Menubar and Toolbar are on the top of the main screen. The buttons in the Toolbar allow fast access to the most frequent options of the Menubar. A Statebar presents information, in the bottom of the screen, about the current state of the Control Unit and the instruction in progress (operation code and location of the operands).

The following subsections describe the main features of Menubar and Toolbar briefly.

A. Menubar

The Menubar has the following options:

- **File**: It has the options new, open, save, save as, close and exit. Files are programmes written in assembly code (.asm) or in machine code (already compiled, .cod).
- **Edit**: It allows to undo the last action and to cut, to copy and to paste text in the code window. It is active when a programme in assembly language is being edited.
- **View**: It allows to view/hide the Toolbar and the Statebar.
- **Preferences**: It allows changing the clock frequency; save, restore, view and change the state of the RM (contents of the main memory positions and datapath registers); change the RM configuration (delay of the different components) and the interface colours; define a file of macros by default, update the identification of the group of students and select between the two state machines of the Control Unit.
- **Run**: It allows to select whether the simulation of the programme’s execution will be done cycle by cycle (step), instruction
to instruction (instruction) or until a breakpoint is found or the program is finished (run). It can also stop the simulation, insert breakpoints and reset the simulator.

- **Chronogram**: it allows to define the signals and buses which will be shown in the chronogram (time diagram), save the current chronogram, show a previously saved chronogram or the current one and print a chronogram.

- **Reports**: Different kinds of reports are given by SiMR in a transparent way to the user. They can be created, printed or just shown in the screen. The user only has to decide (by clicking the option) the moment in which the report starts to store the actions performed by SiMR. By default, all reports start when simulator begins running. Reports contain information about the process of assembly (assembler and machine code, Table of Symbols and assembly errors), activity (a trace of the steps followed by the student is saved, so that the tutor can follow step by step the work done by the student), execution (save only the steps related to the execution of a given programme) and results (state of the RM before and after the simulation).

- **Compiler**: It allows assembling, assembling and executing (only if no assembling errors are found) and showing the Table of Symbols.

- **Window**: It is used to organise the open windows (several instances of the simulator can be simultaneously open). It allows situating them in cascade, mosaic or vertical mosaic. The bottom of this menu allows a fast access to the current open windows.

- **Help**: It accesses to a very powerful and complete on-line help tool and supplies technical information about both the simulator and the Rudimentary Machine.

### B. Toolbar

The Toolbar allows:

- Create, open and save a programme.
- Cut, copy and paste text in a programme.
- Undo the execution of the last instruction or the last cycle of execution.
- View/hide the control signals in the datapath.
- Access the dialogue box which allows to view and edit the contents of the main memory, the register file and the different datapath registers.
- View a chronogram of the control signals, registers contents and buses predefined by the user.
- Reset the simulator (but maintaining the current programme stored in memory).
- Advance the simulation by a cycle, an instruction or until it finds the first breakpoint or the end of the programme.
- Stop the simulation of the programme in execution.
- Put or take away a breakpoint.
- Assemble the programme or execute (assembling it previously if necessary) the programme stored in memory.
- Give information about the simulator.
- Interactive help.

### C. Other features of SiMR

Besides the features mentioned in the previous sections, SiMR allows to expand/compress the macros through a special button strategically situated on the right of the code window.

The code window allows to insert or to remove a breakpoint or a stop easily by positioning the cursor at any line of the programme and by pressing the right mouse button. A stop is a temporary breakpoint, which disappears once the programme stops by first time in that instruction.

The dialogue box of the Control Unit allows selecting between two possible state machines of the Control Unit: one optimised with six states, ideal for advanced users, and another semantically simpler one, ideal for novel users, with 10 states, in which the execution phases of an instruction are clearly shown.

Finally, the content of the main memory, the register file and the datapath registers can be changed by simply clicking on the element. In the same way, the delay of any datapath component can also be changed at any time.

### VI. RESULTS EVALUATION

In order to obtain the opinion of the students concerning the SiMR and to know about their experience using the virtual learning environment, a web questionnaire was prepared in the term Fall 2009. Similar works are found in [5] and [40]. The objectives of this study were as follows:

1. Know the level of student satisfaction.
2. Know whether the student learning was improved by the use of SiMR.
3. Gather information to improve the SiMR tool: weak and strong points.
4. Know new features to be incorporated into SiMR.
The web questionnaire was available for ten days to 676 students (of whom 203 participated) through a link in the Virtual Classroom. The survey was anonymous and voluntary, and respondents were restricted to two subjects which use the VCAOLab: 1-Computer Architecture and Organisation (part of the Computer Science programme) and 2-Computer Fundamentals (part of the Telecommunication programme).

The web questionnaire consisted of ten questions (Q1-Q10) divided into four parts: the student profile part, the SiMR satisfaction part, the effect on the student’s learning process part, and the features and advantages using SiMR part. The recommendations in [38, 39] were taken into account to design this survey.

In the first part, questions 1 to 4 (Q1-Q4) were concerned with the profile of the respondents. The results are shown in Table I. The respondents were highly heterogeneous. Combining the responses of both subjects, the results show that 69% of the students were enrolled at the UOC for only one or two semesters, while the remaining 31% were enrolled for three or more semesters (Q1). The results of Q2-Q4 show that the majority of the students had no previous experience in simulators (62.56%), computer architecture background (64.53%) and assembly language (60.59%).

To obtain information about the level of satisfaction using SiMR, the second part of the web questionnaire had 3 questions (Q5-Q7). Next, the third part of the questionnaire had two questions (Q8-Q9) to achieve information about the effect of the SiMR tool on the students’ learning process. The descriptions of these questions (Q5-Q9) are shown in Table II. Students were asked to evaluate from 1 to 4 their satisfaction grade and how their learning had improved, as follows: 1 (high), 2 (medium-high), 3 (medium-low) and 4 (low). They were instructed that by “improved learning” they should take into account the ability of solving exercises related to the course before and after getting acquainted with the SiMR.

The number of respondents, the frequency of each value, the percentage of answers with 1 or 2 value, the mean value, the standard deviation and the variance for these five questions are summarised in Table III.

The first analysis of the survey results shows the high satisfaction of students with the SiMR. Between 73.13% and 89.45% of students are highly or medium-highly satisfied with the SiMR, relating to three different aspects: installation, use and general satisfaction.

Secondly, the results show that the majority of students considered SiMR as a powerful tool to improve the learning process, since 88.61% of students reported that the SiMR had helped them to improve the learning process and 88.67% evaluated it as an indispensable (value = 1) or highly important tool (value = 2) to learn the basic concepts about Computer Architecture. The mean values of these two questions (Q8 i Q9) were of 1.62 and 1.88, respectively.

Finally, in the fourth part of the web questionnaire, a multiple-choice question (Q10) was given in order to find what the most important features and advantages of using SiMR are, according to the students’ opinion. According to Table IV, the ‘easy use’ (54.77% of the answers) and the ‘high capacity to learn concepts’ (50.75% of the answers) are the most important features and advantages from the students’ point of view.

VII. CONCLUSIONS

In this paper we present SiMR, a job environment which integrates an assembler programme and a simulation tool of the Rudimentary Machine. The Rudimentary Machine is a simple RISC computer designed to learn the basic concepts about computer architecture. SiMR can be used as an effective remote tool and has been designed to help Computer Science Engineering students to understand how a processor executes instructions.

SiMR allows editing, assembling and executing cycle by cycle, instruction by instruction, or until the end, a programme. Break points can be included at any point in the assembly code and a timing diagram including the desired signals can be automatically generated. Two different Control Units are available. One of them emphasises the execution phases of an instruction. The other one focuses in reducing the CPI for each instruction. SiMR also generates, in a transparent way, different reports to show the work developed by the student. These reports incorporate a security system to avoid forgeries or illegal copies.

In order to analyse the usefulness of the proposed remote tool, a survey was sent to the students in Fall 2009. The results show that most of the students consider that SiMR helped them to learn and, moreover, it as an appropriate tool to be used in a Computer Architecture and Organisation subject. In addition, they conclude that SiMR is a highly necessary or even an indispensable resource to learn the basic concepts about computer architecture in a virtual learning environment.

ACKNOWLEDGMENT

Authors would like to thank all the students which have contributed with their work to design the different RM simulators. This paper would not have been possible without their valuable work.
This work was partially supported by the Spanish MEC and the FEDER funds under grant TSI2007-65406-C03-03 “E-AEGIS”, TIN2006-15107-C02-01 “PERSONAL” and CONSOLIDER CSD2007-00004 “ARES”, funded by the Spanish Ministry of Science and Education.

REFERENCES


TABLE I. Q1-Q4: FREQUENCY RESULTS OF STUDENTS’ PROFILE.

<table>
<thead>
<tr>
<th>Id</th>
<th>Question description:</th>
<th>Answer</th>
<th>N</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1</td>
<td>How many semesters have you studied at UOC in a Virtual Learning Environment?</td>
<td>1 semester</td>
<td>100</td>
<td>49.26%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 semesters</td>
<td>40</td>
<td>19.70%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 semesters</td>
<td>28</td>
<td>13.79%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 or more semesters</td>
<td>35</td>
<td>17.24%</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td>203</td>
<td>100%</td>
</tr>
<tr>
<td>Q2</td>
<td>Had you studied with simulators in a Virtual Learning Environment before this semester?</td>
<td>Yes</td>
<td>76</td>
<td>37.44%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>127</td>
<td>62.56%</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td>203</td>
<td>100%</td>
</tr>
<tr>
<td>Q3</td>
<td>Did you have previous knowledge in computer architecture?</td>
<td>Yes</td>
<td>72</td>
<td>35.47%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>131</td>
<td>64.53%</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td>203</td>
<td>100%</td>
</tr>
<tr>
<td>Q4</td>
<td>Did you have previous knowledge in the assembly language?</td>
<td>Yes</td>
<td>80</td>
<td>39.41%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>123</td>
<td>60.59%</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td>203</td>
<td>100%</td>
</tr>
</tbody>
</table>
TABLE II.
Q5-Q9: SATISFACTION QUESTIONS.

<table>
<thead>
<tr>
<th>Id</th>
<th>Question description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q5</td>
<td>What is your general satisfaction grade of the SiMR?</td>
</tr>
<tr>
<td>Q6</td>
<td>What has been the facility level for installing the simulator?</td>
</tr>
<tr>
<td>Q7</td>
<td>What has been the facility level for using the simulator?</td>
</tr>
<tr>
<td>Q8</td>
<td>Does SiMR help you in the learning process?</td>
</tr>
<tr>
<td>Q9</td>
<td>Can you evaluate SiMR from indispensable to not necessary?</td>
</tr>
</tbody>
</table>

TABLE III.
Q5-Q9: DESCRIPTIVE AND FREQUENCY ANALYSIS OF SIMR SATISFACTION.

<table>
<thead>
<tr>
<th></th>
<th>N</th>
<th>High 1</th>
<th>Low 2</th>
<th>3</th>
<th>4</th>
<th>1-2</th>
<th>Mean</th>
<th>Std. Dev.</th>
<th>Variance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q5</td>
<td>201</td>
<td>46</td>
<td>101</td>
<td>39</td>
<td>15</td>
<td>7</td>
<td>73.13%</td>
<td>2.11</td>
<td>0.842</td>
</tr>
<tr>
<td>Q6</td>
<td>202</td>
<td>112</td>
<td>64</td>
<td>19</td>
<td>7</td>
<td>87.13%</td>
<td>1.61</td>
<td>0.796</td>
<td>0.502</td>
</tr>
<tr>
<td>Q7</td>
<td>199</td>
<td>85</td>
<td>93</td>
<td>17</td>
<td>4</td>
<td>89.45%</td>
<td>1.70</td>
<td>0.709</td>
<td>0.522</td>
</tr>
<tr>
<td>Q8</td>
<td>202</td>
<td>102</td>
<td>77</td>
<td>20</td>
<td>3</td>
<td>88.61%</td>
<td>1.62</td>
<td>0.722</td>
<td>0.522</td>
</tr>
<tr>
<td>Q9</td>
<td>203</td>
<td>55</td>
<td>125</td>
<td>16</td>
<td>7</td>
<td>88.67%</td>
<td>1.88</td>
<td>0.687</td>
<td>0.473</td>
</tr>
</tbody>
</table>

TABLE IV.
Q10: WHAT ARE THE MOST IMPORTANT ADVANTAGES OF USING SIMR?

<table>
<thead>
<tr>
<th></th>
<th>Answers</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Easy to use</td>
<td>109</td>
<td>54.77%</td>
</tr>
<tr>
<td>Capacity to learn concepts</td>
<td>101</td>
<td>50.75%</td>
</tr>
<tr>
<td>Anywhere</td>
<td>83</td>
<td>41.71%</td>
</tr>
<tr>
<td>Anytime</td>
<td>62</td>
<td>31.16%</td>
</tr>
<tr>
<td>Others</td>
<td>14</td>
<td>7.04%</td>
</tr>
</tbody>
</table>

Authors Biography

Dr. Fermín Sánchez (Barcelona, 1962) is Master on Industrial Electronics for the E.A. SEAT since 1981, Engineer in Computer Science since 1987 and Doctor in Computer Science since 1996, the two last titles obtained in the Universitat Politècnica de Catalunya (UPC).

At present, his research is focused on the development of new multithread architectures for VLIW processors and in the development and introduction of new educational strategies to adapt the spanish university studies to the EHEA. Since 1987 he works in the Computer Architecture Department at UPC, where is assistant professor since 1997. He is also consultant of the Universitat Oberta de Catalunya (UOC) since 1997.

Dr. Sánchez has several publications related to his subjects of research and is reviewer of numerous conferences and journals. Also, he is author and coauthor of several books, some of which have been awarded with international prizes. He has been member of the organization committee of different conferences and other national and international events, is coordinator in the Barcelona Supercomputing Center – Centro Nacional de Supercomputación of the European mobility program HPC-Europa since
March 2004, director of the Museum of Computer Architecture since February of 2006 and member of the board of management of Cercle Fiber since November 2002 and Vice dean of innovation at the Facultat d'Informàtica de Barcelona since May 2007.

**Dr. David Megías** (Barcelona, 1971) achieved the Ph.D. degree in Computer Science in 2000, the M.Sc. degree in Computer Science (Advanced Automatic Control) in 1996 and the B.Sc. degree in Computer Engineering in 1994, all of them by the Universitat Autònoma de Barcelona (UAB) in Spain. He has made research stays at the Department of Engineering Science of the University of Oxford and at the Departamento de Ingeniería de Sistemas y Automática of the Universidad de Valladolid, in both cases as a visiting scholar. He was an assistant lecturer at the UAB from September 1994 to October 2001. Nowadays, he is an associate professor at the Universitat Oberta de Catalunya (UOC) in Barcelona (Spain), with a permanent position since October 2001. He is the Associate Director of the UOC’s Doctoral Programme in Information and Knowledge Society and the coordinator of the Network and Information Technologies field of this programme. His current interests include information security and, more precisely, copyright protection, watermarking and data hiding schemes. He has participated in several national and international joint research projects both as a contributor and as a manager (main researcher).

**Dr. Josep Prieto-Blázquez** (Cáceres, 1969) achieved the PhD in Computer Science, in January 2009 from the Universitat Oberta de Catalunya and received the M.S. degree in Computer Science from the Universitat Politècnica de Catalunya. Since 1998 he has worked as a teacher in the department of Computer Science and Multimedia at the Universitat Oberta de Catalunya, where is director of the Computer Engineering (CE) program since February 2001. His line of research centers on exploratory and application technology in the field of ICT. He has also participated in the Wireless, free software and virtual learning environments projects.