Please use this identifier to cite or link to this item:

http://hdl.handle.net/10609/58887
Title: VerilCIRC Metrics : Metric-aware verification of digital circuits
Author: Rubio Manrique, Enric
Director: Bañeres Besora, David  
Viejo Galicia, Luis Alexandre
Others: Universitat Oberta de Catalunya
Keywords: digital circuits
complexity metrics
computer architecture
computer basics
VerilCIRC
VerilUOC
Issue Date: 10-Jan-2017
Publisher: Universitat Oberta de Catalunya
Abstract: The VerilCIRC Metrics project aims to create a useful tool for distance learning of digital circuit design. It integrates into a larger project called VerilCIRC, which now provides students with the tools needed to solve the exercises assigned to them.
Language: Catalan
URI: http://hdl.handle.net/10609/58887
Appears in Collections:Bachelor thesis, research projects, etc.

Share:
Export:
Files in This Item:
File Description SizeFormat 
erubiomTFC0117source.tar.gz1.81 MBUnknownView/Open
erubiomanTFM0117memòria.pdfMemòria del TFM911.7 kBAdobe PDFView/Open

This item is licensed under a Creative Commons License Creative Commons