Please use this identifier to cite or link to this item:
Title: Experiences in digital circuit design courses: a self-study platform for learning support
Author: Bañeres Besora, David
Clarisó Viladrosa, Robert
Jorba i Esteve, Josep
Serra Vizern, Montse
Others: Universitat Oberta de Catalunya (UOC)
Keywords: digital circuit design
automatic assessment
formal verification
model checking
Issue Date: Oct-2014
Publisher: IEEE Transactions on Learning Technologies
Citation: Baneres, D., Clarisó, R., Jorba, J. & Serra, M. (2014). Experiences in digital circuit design courses: a self-study platform for learning support. IEEE Transactions on Learning Technologies, 7(4), 360-374. doi: 10.1109/TLT.2014.2320919
Also see:
Abstract: The synthesis of digital circuits is a basic skill in all the bachelor programmes around the ICT area of knowledge, such as Computer Science, Telecommunication Engineering or Electrical Engineering. An important hindrance in the learning process of this skill is that the existing educational tools for the design of circuits do not allow the student to validate if his design satisfies the specification. Furthermore, an automatic feedback is essential in order to help students to fix incorrect designs. In this paper, we propose an online platform where the students can design and verify their circuits with an individual and automatic feedback. The technical aspects of the platform and the designed verification tool are presented. The impact of the platform on the learning process of the students is illustrated by analyzing the student performance on the course where the platform has been used. Results on the utilization of the platform versus the success rate and marks in the final exam are presented and compared with previous semesters.
Language: English
ISSN: 1939-1382MIAR
Appears in Collections:Articles cientÍfics

Files in This Item:
File Description SizeFormat 
experiences.pdf1,32 MBAdobe PDFThumbnail
View statistics

Items in repository are protected by copyright, with all rights reserved, unless otherwise indicated.